• The algorithm segments the image in hot and cold regions, storing the location and spatial configuration of the found hot regions (i.e, hot spots).
• The algorithm segments the image in hot and cold regions, storing the location and spatial configuration of the found hot regions (i.e, hot spots).
• Its complexity lies in grouping the pixels in hot spots and updating the stored hot spot's data as the image is being captured.
• It uses only the current pixel and a list L that stores to which hot spot (if any) the previous line of pixels belong to.
FPGA Implementation Experiments and Results
• The proposed method successfully segments the image with a total processing delay equal to the acquisition time of one pixel (that is, at the video rate).
• This processing delay time is independent of the image size.
• There is no need for extra memory to store parts or the complete image.
• The solution is not tied to one specific IR camera.
• FPGA area equations were presented in order to calculate the needed FPGA size for a particular application.
• The achieved operation clock (over 100 Mhz) is enough to work with the 27 Mhz clock output of the SAA7113.The entire application fits into the smallest Virtex 4 FPGA available in the market.
• The results also show that the proposed method is well suited to work with the FLIR A320 camera on the UAV application.
Raw Processing Module Hot Spot Reconstructor Module
Complete board with the video digitalizer, FPGA and Ethernet physical driver.
Determines if the current pixel:
• is the beginning of a new hot spot.
• belongs to an already existing one.
• unifies 2 previously discovered ones.
To do this it uses the hot spot id of the previous and above pixel of the image.
This module calculates to which hot spot the current pixel belongs to and updates all the list in only one pixel clock. To accomplish this, L is implemented as a stack, and some unifying logic is implemented between each record
• Updates the information of hot spots found to the moment with the information from the current pixel.
• It acess the hot spot memory, retrieves the corresponding information, recalculates the data and write the results back, all in one pixel clock.
• Each buffer is a vector of records.
• Each record stores the location and spatial configuration of one hot spot.
• One buffer has the partial results of the current frame.
• The other has the final results of the previous frame.
In this manner, the results of the previous frame are transmitted in parallel with the segmentation of the current frame.
Shared Memory Double Buffer
Segmentation Algorithm
Conclusions hot spot image after classification
Testing Environment:
• PAL-N composed video camera.
• Development kit with a Xilinx Virtex 4 FX12-10C-ES FPGA, a SAA7113 video digitalizer and an Ethernet physical driver.
• The UDP packets with the resulting hot spots are routed to a PC in order to check the processing results.
Results:
• We successfully process and analyze 50 fps (512 pixels by 256 lines), configured for a 256 maximum amount of hot spots per frame.
• The total area of the application was 84% of the FPGA slices (1 LUT + 1 flip flop) and 32% of the block rams.
• The mounted IR camera in the UAV (FLIR A320) delivers 320 x 240 images at 9 fps. Therefore, this results indicate that the solution is well suited for the UAV application.
visual rep. of detected hot spots (center of mass is not shown)
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Line of previous pixels stored in L.
L implemented as a stack A record in L.

